

#### Quantum Coherence Lab Zumbühl Group

Journal of Applied Physics

ARTICLE scitation.org/journal/jap

# Effect of surface treatments on ALD Al<sub>2</sub>O<sub>3</sub>/4H-SiC metal-oxide-semiconductor field-effect transistors

Cite as: J. Appl. Phys. **129**, 075702 (2021); doi: 10.1063/5.0040586 Submitted: 15 December 2020 · Accepted: 29 January 2021 · Published Online: 18 February 2021

I. U. Jayawardhena,<sup>1</sup> <sup>(1)</sup> R. P. Ramamurthy,<sup>2</sup> <sup>(1)</sup> D. Morisette,<sup>2</sup> <sup>(2)</sup> A. C. Ahyi,<sup>1</sup> <sup>(1)</sup> R. Thorpe,<sup>3</sup> M. A. Kuroda,<sup>1</sup> <sup>(1)</sup> L. C. Feldman,<sup>3</sup> <sup>(1)</sup> and S. Dhar<sup>1,a)</sup> <sup>(1)</sup>

#### AFFILIATIONS

 <sup>1</sup>Department of Physics, Auburn University, Auburn, Alabama 36849, USA
<sup>2</sup>School of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana 47907, USA
<sup>3</sup>Department of Physics and Astronomy and Department of Materials Science & Engineering, Rutgers University, Piscataway, New Jersey 08854, USA

> Rahel Kaiser 13.08.2021

# Motivation

- 4H-SiC enables
  - to operate at high power and high temperature
  - fast switching applications
- Performance limited by interfacial defects
- So far
  - post-oxidation annealing in nitrogen and
  - Boron or phosphorus involving
- Alternative approach: deposited dielectrics (e.g. Al<sub>2</sub>O<sub>3</sub>)
  - High dielectric constant (k = 7 10 for Al<sub>2</sub>O<sub>3</sub>)
  - Large band gap (~ 9 eV for Al<sub>2</sub>O<sub>3</sub>)
  - High conduction band offset ( ~ 1,7 eV for  $Al_2O_3$  with 4H-SiC)
- This work investigated in the surface treatments prior to atomic layer deposition
  - Improved the electrical quality of the interface and obtained high channel mobility



# Fabrication

- 4H-SiC
- N-doped ~2 x10^16 / cm<sup>3</sup> (nitrogen)
- 33 nm Al<sub>2</sub>O<sub>3</sub> 200 °C
- 0,07068 mm<sup>2</sup>
- Circular Al gates
  - 100 nm thick
  - 300 µm diameter
- Sacrificial oxidation in O<sub>2</sub>: 15 nm thermal oxide completely etched
- Sacrificial oxidation in NO: thermal oxide completely etched
- Sacrificial oxidation in O<sub>2</sub> + H<sub>2</sub> annealing: 15 min, 100 % H<sub>2</sub>, 1000 °C, atmospheric pressure
- Sacrificial oxidation in NO + H<sub>2</sub> annealing: 15 min, 100 % H<sub>2</sub>, 1000 °C, atmospheric pressure

- Silicon
- P-doped ~1 x 10^15 / cm<sup>3</sup>
- 24 nm Al<sub>2</sub>O<sub>3</sub> 225 °C
- 0,09 mm<sup>2</sup> / 0,0225 mm<sup>2</sup> / 0,0064 mm<sup>2</sup>
- Quadratic Ti / Pd gates
  - 2 nm / 48 nm thick
  - 300  $\mu m$  / 150  $\mu m$  / 80  $\mu m$  side length
- Native silicon oxide
- Striped native silicon oxide: completely eched

# Ideal CV Curves





P-Doped Substrate



SEMICONDUCTOR MATERIAL AND DEVICE CHARACTERIZATION Dieter K. Schroder

#### **CV** Measurements





**FIG. 1.** Typical simultaneous high–low frequency CV characteristics obtained at 298 K for  $AI_2O_3/4H$ -SiC MOS capacitors with a gate area of 7.07 ×  $10^{-4}$ cm<sup>2</sup> prepared with different surface treatments. Solid symbols indicate 100 kHz CV, and hollow symbols indicate quasistatic CV measurements. The labeling of the samples is described in Table I and in the text.

Sweep 1: depletion to accumulation Sweep 2: accumulation to depletion **TABLE I.** Integrated effective interface charge density (N<sub>eff</sub>) at room temperature under flatband conditions and shallow (~0.05 eV  $\leq E_c - E \leq 0.2$  eV) interface trap densities ( $\Delta N_{it}$ ) for Al<sub>2</sub>O<sub>3</sub>/4H-SiC MOS capacitors fabricated with different surface treatment processes as indicated in the text. The sign of the trapped charges is shown in parenthesis. Reported error corresponds to the standard deviation of measurements from five devices per process.

Process	$N_{eff} (10^{11} \text{ cm}^{-2})$	$\Delta N_{it} (10^{11} \text{ cm}^{-2})$
0	$(-)54.9 \pm 2.7$	
Ν	$(-)52.3 \pm 4.3$	
O+H	$(-)3.9 \pm 1.2$	$(-)10.2 \pm 0.25$
N + H	$(+)9.0 \pm 1.2$	$(-)1.14 \pm 0.01$

The effective charge densities ( $N_{eff}$ ) are calculated by the shift between the experimental and ideal flatband voltages

# Flat Band Voltage



• At the maximum slope of the left flank of the first derivative of the  $1/(C_{hf})^2$  curve occurs at V<sub>FB</sub>

SEMICONDUCTOR MATERIAL AND DEVICE CHARACTERIZATION Dieter K. Schroder

### **CV** Hysteresis Measurement



**FIG. 3.** CV hysteresis measured for  $Al_2O_3/4H$ -SiC MOS capacitor fabricated with process N+H. Three consecutive measurements were performed, sweep 1: depletion to accumulation, sweep 2: accumulation to depletion, and sweep 3: depletion to accumulation.



Sweep 1: depletion to accumulation Sweep 2: accumulation to depletion Sweep 3: depletion to accumulation

Shift due to energetically deep interface traps become filled with electrons during the first weep and do not emit during subsequent measurements



# Dielectric Leakage



**FIG. 4.** Room temperature dielectric leakage current in  $Al_2O_3/4H$ -SiC MOS capacitors prepared with different surface treatments compared to NO annealed SiO<sub>2</sub>/4H-SiC MOS capacitor (ref). The labeling of the samples is described in Table I and in the text.

Dominant leakage currents are likely due to trap-assisted tunneling mediated by near-interface traps



# Conclusion

- Introducing N for the deposition of the dielectric is an advantage, it passivates the surface and enables the formation of high-quality interface between SiC and deposited dielectric
- Hydrogen annealing most effective when performed on sub nm SiON layers formed on 4H-SiC surfaces by nitric oxide annealing
- Surface nitridation and subsequent hydrogen annealing work in an additive manner
- Gate leakage of Al2O3 was significantly poorer than with SiO<sub>2</sub>, needs to be overcome

