

## The *spider-web* array—a sparse spin qubit array



ASML

UNSW

Jelmer M. Boter,<sup>1,2</sup> Juan P. Dehollain,<sup>1,2,3</sup> Jeroen P. G. van Dijk,<sup>1,2,4</sup> Yuanxing Xu,<sup>1,2</sup> Toivo Hensgens,<sup>1,2</sup> Richard Versluis,<sup>1,5</sup> Henricus W. L. Naus,<sup>1,5</sup> James S.

INTEL Clarke,<sup>6</sup> Menno Veldhorst,<sup>1,2</sup> Fabio Sebastiano,<sup>1,4</sup> and Lieven M. K. Vandersypen<sup>1,2,6,\*</sup>

<sup>1</sup>*QuTech, Delft University of Technology, Lorentzweg 1, 2628 CJ Delft, The Netherlands*

<sup>2</sup>*Kavli Institute of Nanoscience, Delft University of Technology, Lorentzweg 1, 2628 CJ Delft, The Netherlands*

<sup>3</sup>*School of Mathematical and Physical Sciences, University of Technology Sydney, Ultimo NSW 2007, Australia*

<sup>4</sup>*Department of Quantum and Computer Engineering,*

*Delft University of Technology, 2628 CJ Delft, The Netherlands*

<sup>5</sup>*Netherlands Organization for Applied Scientific Research (TNO),*

*P.O. Box 155, 2600 AD Delft, The Netherlands*


<sup>6</sup>*Components Research, Intel Corporation, 2501 NE Century Blvd, Hillsboro, OR 97124, USA*

(Dated: October 4, 2021)


# Contents

- Elements of the Sparse Array architecture
- Operation principle and surface code implementation
- Integration of classical control electronics
- Footprint , line scaling & heat discipation (1Million Qbits example)


# Array Design and Operation




Module



Unit cell



Quantum plane



Die

## Sparse Array Architecture:


- Allows integration of control electronics (DC bias)
- Robust against inhomogeneities in the substrate
- Reduces crosstalk
- Requires coherent spin shuttling along  $\mu\text{m}$  distances

## Components:

- Unit cell  $\rightarrow$  4 (2 Data+2 Ancilla ) Qubits  $\rightarrow$   $d=10\mu\text{m}$
- Module  $\rightarrow$  common DC bias & Readout
- Space in final die for extra electronics

# Unit Cell Operation

## 2 Qubit Gate Area




- 6 per unit cell
- 2 vertice gates (**red**) act both for confinement & tunneling to shuttling channel (C)
- 4 phase shifted signals at groups of 4 gates (**blue**) create travelling potential wave for shuttling (P)
- 2 plungers (for the spins) and 1 exchange barrier gate J for 2 Qubit operations (fine)

Region	Regions in unit cell	Fine (1 $\mu$ V)	Coarse (1 mV)	Pulsed gates
Two-qubit only	6	3	2	5

# Unit Cell Operation

## Idling Qubit Area




- 4 per unit cell
- 4 barrier gates (**red**) act both for confinement & tunneling to shuttling channel (C)
- 4 phase shifted signals at groups of 4 gates (**blue**) create travelling potential wave for shuttling (P)
- Shuttling gate do not require DC bias by using large potential amplitude to eliminate inhomogeneities

Region	Regions in unit cell	Fine (1 $\mu$ V)	Coarse (1 mV)	Pulsed gates
Qubit idling	4	-	4	4

# Unit Cell Operation



## Readout, 1 & 2 Qubit Gates



- 2 per unit cell
- 2 barrier gates (**red**) control tunneling to shuttling channel (C)
- 4 phase shifted signals at groups of 4 gates (**blue**) create travelling potential wave for shuttling (P)
- SET = 2 barriers (c)+ 1 plunger (C) + 2 Ohmics
- 1 Microwave line for driving single qubit gates
- 2 plungers (for the spins) and 1 exchange barrier gate J for 2 Qubit operations (fine)

Region	Regions in unit cell	Fine (1 $\mu$ V)	Coarse (1 mV)	Pulsed gates
Qubit operation	2	7	2	6


# Example: Surface code cycle



- Single Qubit rotations achieved by tuning EDSR microwave pulse
- Two Qubit gates achieved by the pulse applied to the J gate (SWAP based 3 step gate), (red purple stars)
- Readout only at the SC-ancilla qubits at the dedicated points
- Shuttling gate not require DC bias by using large V amplitude to eliminate inhomogeneities
- Time of cycle:

$$t_{sc} = 22 t_{sh} + 14 t_{1q} + 8 t_{sw} + t_r$$


# Readout



## Protocol

- PSB readout technique for higher T operation
- Readout Ancilla (RO) used to distinguish S-T transition
- Transition detected by SET
- RO initialized and stored from and to the SET

## Wiring



### i) Sequential readout in a module


- All drains connected to a single line
- Plungers controlled by global demux outside

### ii) Simultaneous readout


- Amplitude modulation: Different bias  $V_p$  for each SET plunger
- Frequency mod: RF readout of SET  $\rightarrow$  Local resonators  $\rightarrow$  large size





# Local Control Electronics



Y. Xu et al 2020




R.K. Puddy et al 2015



- Sample-and-hold scheme to apply a local DC bias to gates
- Two resolutions : Coarse (C ) of  $\Delta V=1\mu\text{V}$  (electron charge) & fine (F)  $\Delta V=1\text{mV}$  (thermal noise)
- Two hold capacitors :  $C_c = 0.16 \text{ fF}$  &  $C_f = 0.16 \text{ fF}$

- Enabler line for each demux and dcDAC connection
- 64 DC bias gates per unit cell
  - 1 to 16 demux (4 bits) in each open region
  - 4 demuxes per unit cell



# Local Control Electronics



- Demux enabled by crossbar addressing – in-module sequentially all modules in parallel
- All array updated in a single module refresh cycle

Gates	Routing
Shuttling (blue)	Source → gate
Pulsed (red)	DC: source → local demux & S/H → gate AC: source → gate
Sensing dot plunger (purple)	DC: source → local demux & S/H → gate AC: source → global demux → gate
Drain contacts	Measurement device ← Ohmic

# Local Control Electronics



- AC signals (MW and pulsed) generated remotely by acDAC before circuit that combines AC and DC
- Crossbar network design to control barrier gate to enable surface codes.

Type of line	unit cell	Connections at module	connections at quantum plane
DC biasing	9	$4N_b + 5$	$M_b^2 + 4N_b + 4$
Shuttling	4	4	4
Pulsed signals & MW	58	58	58
Logical operations	$4x$	$4N_b x$	$4N_b M_b x$
Readout	3	$2 \log_2 N_r - \log_2 r + 1$	$M_r^2 + 2 \log_2 N_r - \log_2 r$
Total	$74 + 4x$	$4N_b(1 + x) + 2 \log_2 N_r - \log_2 r + 68$	$M_b^2 + M_r^2 + 4N_b(1 + M_b x) + 2 \log_2 N_r - \log_2 r + 66$

- 4 enablers + 4 address 1 dcDAC= 9 lines for biasing p.u.c.
- Only enabler scale with the # of u.c. as  $4N_b$  per module
- Address lines and dcDAC shared between all u.c
- Shuttling (4) and AC signals (58) are shared in the array
- For crossbar depends on the encoding for logical qubits  $\chi$

# Million Qubit Array example

## Footprint

Capacitor  $A_C = 450 \text{ um}^2$

Demux (40 nm tech) =  $180 \text{ um}^2$

Qubit pitch  $d = 12\text{-}14 \text{ um} \rightarrow 50\text{nm QD}$   
pitch  $\rightarrow 260 \text{ QD}$  per lattice arm

## Heat Dissipation

- Parasitic capacitances of the routing lines  $P_p = \frac{1}{2} C_p v_p^2 f_p$
- Dissipation for the sample-and-hold circuits for 4 Demux p.u.c.  $P_d < 140 \text{ nW}$
- AC thin lines power dissipation  $P_t = 1.1 \frac{\text{nW ns}^2}{V^2} (v_t f_t)^2$

## Million Qubit Array:

- $2^{20}$  ( $10^6$ ) qubits, or  $U = 2^{18}$  unit cells
- 256 modules maximum clock frequency of the demux biasing to  $f_b = 6 \text{ GHz}$
- Rent's exponent =  $0.43 + \text{crossbar} = 0.5$

Area covered by the quantum plane =  $177 \text{ mm}^2$

Duration of a surface code cycle:

- Shuttling time  $t_{sh} = 50 \text{ ns}$  [B. Buonacorsi et al.]
  - Gate time  $t_{1q}, t_{sw} = 25 \text{ ns}$  [R. C. C. Leon et al.]
  - PSB Readout time  $t_r = 1 \text{ }\mu\text{s}$  [E. J. Connors et al.]
- Total cycle time,  $t_{sc} = 6 \text{ }\mu\text{s} < T_2^* = 20 \text{ }\mu\text{s}$

Power dissipation  $100\text{mW} \rightarrow 0.2 \text{ K}$  self heating

Thanks!!

