

Effect of surface treatments on ALD Al_2O_3 /4H-SiC metal-oxide-semiconductor field-effect transistors

Cite as: J. Appl. Phys. **129**, 075702 (2021); doi: [10.1063/5.0040586](https://doi.org/10.1063/5.0040586)

Submitted: 15 December 2020 · Accepted: 29 January 2021 ·

Published Online: 18 February 2021










View Online



Export Citation



CrossMark

I. U. Jayawardhena,¹  R. P. Ramamurthy,²  D. Morisette,²  A. C. Ahji,¹  R. Thorpe,³ M. A. Kuroda,¹ 
L. C. Feldman,³  and S. Dhar^{1,a)} 

AFFILIATIONS

¹Department of Physics, Auburn University, Auburn, Alabama 36849, USA

²School of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana 47907, USA

³Department of Physics and Astronomy and Department of Materials Science & Engineering, Rutgers University, Piscataway, New Jersey 08854, USA



Rahel Kaiser
13.08.2021

- 4H-SiC enables
 - to operate at high power and high temperature
 - fast switching applications
- Performance limited by interfacial defects
- So far
 - post-oxidation annealing in nitrogen and Boron or phosphorus involving
- Alternative approach: deposited dielectrics (e.g. Al_2O_3)
 - High dielectric constant ($k = 7 - 10$ for Al_2O_3)
 - Large band gap (~ 9 eV for Al_2O_3)
 - High conduction band offset ($\sim 1,7$ eV for Al_2O_3 with 4H-SiC)
- This work investigated in the surface treatments prior to atomic layer deposition
 - Improved the electrical quality of the interface and obtained high channel mobility

- 4H-SiC
- N-doped $\sim 2 \times 10^{16} / \text{cm}^3$ (nitrogen)
- 33 nm Al_2O_3 200 °C
- 0,07068 mm^2
- Circular Al gates
 - 100 nm thick
 - 300 μm diameter
- Sacrificial oxidation in O_2 : 15 nm thermal oxide completely etched
- Sacrificial oxidation in NO: thermal oxide completely etched
- Sacrificial oxidation in $\text{O}_2 + \text{H}_2$ annealing: 15 min, 100 % H_2 , 1000 °C, atmospheric pressure
- Sacrificial oxidation in NO + H_2 annealing: 15 min, 100 % H_2 , 1000 °C, atmospheric pressure

- Silicon
- P-doped $\sim 1 \times 10^{15} / \text{cm}^3$
- 24 nm Al_2O_3 225 °C
- 0,09 $\text{mm}^2 / 0,0225 \text{mm}^2 / 0,0064 \text{mm}^2$
- Quadratic Ti / Pd gates
 - 2 nm / 48 nm thick
 - 300 $\mu\text{m} / 150 \mu\text{m} / 80 \mu\text{m}$ side length
- Native silicon oxide
- Striped native silicon oxide: completely etched

Ideal CV Curves



CV Measurements





FIG. 1. Typical simultaneous high–low frequency CV characteristics obtained at 298 K for $\text{Al}_2\text{O}_3/\text{4H-SiC}$ MOS capacitors with a gate area of $7.07 \times 10^{-4} \text{ cm}^2$ prepared with different surface treatments. Solid symbols indicate 100 kHz CV, and hollow symbols indicate quasistatic CV measurements. The labeling of the samples is described in [Table I](#) and in the text.



Sweep 1: depletion to accumulation
Sweep 2: accumulation to depletion


Effective charge densities

TABLE I. Integrated effective interface charge density (N_{eff}) at room temperature under flatband conditions and shallow ($\sim 0.05 \text{ eV} \leq E_c - E \leq 0.2 \text{ eV}$) interface trap densities (ΔN_{it}) for $\text{Al}_2\text{O}_3/\text{4H-SiC}$ MOS capacitors fabricated with different surface treatment processes as indicated in the text. The sign of the trapped charges is shown in parenthesis. Reported error corresponds to the standard deviation of measurements from five devices per process.

Process	N_{eff} (10^{11} cm^{-2})	ΔN_{it} (10^{11} cm^{-2})
O	(-)54.9 \pm 2.7	...
N	(-)52.3 \pm 4.3	...
O + H	(-)3.9 \pm 1.2	(-)10.2 \pm 0.25
N + H	(+)9.0 \pm 1.2	(-)1.14 \pm 0.01

The effective charge densities (N_{eff}) are calculated by the shift between the experimental and ideal flatband voltages

Flat Band Voltage



- At the maximum slope of the left flank of the first derivative of the $1/(C_{hf})^2$ curve occurs at V_{FB}

CV Hysteresis Measurement





FIG. 3. CV hysteresis measured for $Al_2O_3/4H-SiC$ MOS capacitor fabricated with process N+H. Three consecutive measurements were performed, sweep 1: depletion to accumulation, sweep 2: accumulation to depletion, and sweep 3: depletion to accumulation.



Sweep 1: depletion to accumulation
Sweep 2: accumulation to depletion
Sweep 3: depletion to accumulation

Shift due to energetically deep interface traps become filled with electrons during the first sweep and do not emit during subsequent measurements

Dielectric Leakage




FIG. 4. Room temperature dielectric leakage current in $\text{Al}_2\text{O}_3/4\text{H-SiC}$ MOS capacitors prepared with different surface treatments compared to NO annealed $\text{SiO}_2/4\text{H-SiC}$ MOS capacitor (ref). The labeling of the samples is described in [Table I](#) and in the text.

Dominant leakage currents are likely due to trap-assisted tunneling mediated by near-interface traps

- Introducing N for the deposition of the dielectric is an advantage, it passivates the surface and enables the formation of high-quality interface between SiC and deposited dielectric
- Hydrogen annealing most effective when performed on sub nm SiON layers formed on 4H-SiC surfaces by nitric oxide annealing
- Surface nitridation and subsequent hydrogen annealing work in an additive manner
- Gate leakage of Al₂O₃ was significantly poorer than with SiO₂, needs to be overcome